



United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.usplo.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
09/775,836	02/02/2001	Richard Bisinella	CALLINAN 207-KFM	1154	
75	90 05/12/2004		EXAMINER		
Karl F. Milde,		COLEMAN, ERIC			
Suite 460	BERG & MACKLIN, LLP	ېږ	ART UNIT	PAPER NUMBER	
10 Bank Street		,	2183		
White Plains, N	NY 10606		DATE MAILED: 05/12/2004	· (

Please find below and/or attached an Office communication concerning this application or proceeding.

8

	Application No.	Applicant(s)	$\overline{\zeta_{\ell}}$
	09/775,836	BISINELLA, RICHARD	d/
Office Action Summary	Examiner	Art Unit	
	Eric Coleman	2183	
The MAILING DATE of this communication a Period for Reply	ppears on the cover sheet with	the correspondence address	
A SHORTENED STATUTORY PERIOD FOR REF THE MAILING DATE OF THIS COMMUNICATION - Extensions of time may be available under the provisions of 37 CFR after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a re - If NO period for reply is specified above, the maximum statutory period. - Failure to reply within the set or extended period for reply will, by stat Any reply received by the Office later than three months after the mai earned patent term adjustment. See 37 CFR 1.704(b).	1. 1.136(a). In no event, however, may a repleptly within the statutory minimum of thirty (3 and will apply and will expire SIX (6) MONTH ute, cause the application to become ABAN	y be timely filed 10) days will be considered timely. S from the mailing date of this communication. DONED (35 U.S.C. § 133).	
Status			
1) Responsive to communication(s) filed on			
	is action is non-final.		
3) Since this application is in condition for allow closed in accordance with the practice under	ance except for formal matters	•	
Disposition of Claims			
4) Claim(s) 1 and 3-5 is/are pending in the appi 4a) Of the above claim(s) is/are withdom 5) Claim(s) is/are allowed. 6) Claim(s) 1 and 3-5 is/are rejected. 7) Claim(s) is/are objected to. 8) Claim(s) are subject to restriction and Claim(s) are subject to restriction and Claim(s) are subjected to by the Examination of the specification is objected to by the Examination of the specification is objected to by the Examination of the specification is objected to by the Examination of the specification is objected to by the Examination of the specification is objected to by the Examination of the specification is objected to by the Examination of the specification is objected to by the Examination of the specification is objected to by the Examination of the specification is objected to by the Examination of the specification is objected to by the Examination of the specification is objected to by the Examination of the specification o	rawn from consideration. /or election requirement.		
10) The drawing(s) filed on is/are: a) a		the Evaminer	
Applicant may not request that any objection to the			
Replacement drawing sheet(s) including the corre		, ,	ı.
11) The oath or declaration is objected to by the	- · ·	•	
Priority under 35 U.S.C. § 119			
12) Acknowledgment is made of a claim for foreign a) All b) Some * c) None of: 1. Certified copies of the priority docume 2. Certified copies of the priority docume 3. Copies of the certified copies of the priority docume application from the International Bure * See the attached detailed Office action for a list	nts have been received. nts have been received in App iority documents have been re au (PCT Rule 17.2(a)).	lication No ceived in this National Stage	
Attachment(s) X Notice of References Cited (PTO-892) X Notice of Draftsperson's Patent Drawing Review (PTO-948)	4) Interview Sum Paper No(s)/N	mary (PTO-413) tail Date	
B) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/0 Paper No(s)/Mail Date		mal Patent Application (PTO-152)	

Application/Control Number: 09/775,836 Page 2

Art Unit: 2183

DETAILED ACTION

Claim Rejections - 35 USC § 103

- 1. Claims 1, and 3-5 are rejected under 35 U.S.C. 103(a) as being unpatentable over Morton (patent No. 6,088,783) in view of Potash (patent No. 4,760,518).
- 2. Morton taught the invention substantially as claimed including a data processing ("DP") system comprising:
- a) Plurality of circuit elements comprising arithmetic logic units (107,110,111,112,113), memory (108) and input/output unit circuits (114,115) (e.g., see fig. 1);
- b) The plurality components interconnected on a grid (crossbar switch 109) wherein each of the plurality of components can be switched under program control to be connected to a predetermined selection of one or more of the plurality of components to route data through the grid for processing by the predetermined selection of one or more of the plurality of components (e.g., see col. 21, line 41-col. 22, line 55, and col. 28, lines 44-55).
- 3. Morton did not expressly detail (claim 1) registers interconnected by the grid.

 Potash however taught registers (32,34,36,38) connected to components comprising

 ALUs (30) via a grid (40) (fig. 1).
- 4. It would have been obvious to one of ordinary skill in the DP art to combine the teaching of Morton and Potash. Morton taught passing data between processor via memory with data transmitted over a grid (e.g., see col. 21, lines 41-65). One of ordinary skill would have been motivated to incorporate the Potash teachings of

Application/Control Number: 09/775,836

Art Unit: 2183

Potash).

connecting the registers to the grid for access in order to improve the access to the registers for transfer of data in that the access path would have been more direct and therefore have improved access (e.g., see fig. 1 and col. 5, line 51-col. 6, line 15 of

- 5. As per claim 3, Morton taught a grid connector and interconnection logic (702,705,707,710) (109) (e.g., see col. 21, line 41-col. 22, line 55, and col. 28, lines 44-55).
- 6. As per claim 4, Morton taught instruction decode (e.g., see col. 16, lines 35-65) and Potash taught a decoder that for interpreting the instruction set of the microprocessor into timed operations of the microprocessor and a grid connector which provided logic for interconnecting a predetermined one or more of the plurality of components with one or more of other components of the plurality of components on to the grid (e.g., see col. 31, line 20-col. 32, line 62).
- 7. As per the further limitations of claim 5, Potash taught a second grid (44) coupled to the elements connected the first grid (40)(e.g., see fig. 1).
- 8. Applicant's arguments with respect to claims 1,3-5 have been considered but are moot in view of the new ground(s) of rejection.

Conclusion

The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

Page 3

Application/Control Number: 09/775,836

Art Unit: 2183

Page 4

Pincus (patent No. 6,282,583) taught a system for memory access in a matrix processor computer (e.g., see figs. 5a, 5b, 5c).

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Eric Coleman whose telephone number is (703) 305-9674. The examiner can normally be reached on Monday-Thursday.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Eddie Chan can be reached on (703) 305-9712. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

EC

ERIC COLEMAN PRIMARY EXAMINER

May 8, 2004